getting the sensor watch dev board working
This commit is contained in:
@@ -271,7 +271,7 @@
|
||||
// <i> Indicates whether the external interrupt 5 filter is enabled or not
|
||||
// <id> eic_arch_filten5
|
||||
#ifndef CONF_EIC_FILTEN5
|
||||
#define CONF_EIC_FILTEN5 0
|
||||
#define CONF_EIC_FILTEN5 1
|
||||
#endif
|
||||
|
||||
// <q> External Interrupt 5 Event Output Enable
|
||||
@@ -723,7 +723,12 @@
|
||||
|
||||
// </e>
|
||||
|
||||
// my god this is a hack. need to refactor this out of ASF and into our driver. - joey 10/19
|
||||
#ifdef CRYSTALLESS
|
||||
#define CONFIG_EIC_EXTINT_MAP {2, PIN_PA02}, {5, PIN_PB05}, {7, PIN_PA07},
|
||||
#else
|
||||
#define CONFIG_EIC_EXTINT_MAP {2, PIN_PA02}, {6, PIN_PA22}, {7, PIN_PA23},
|
||||
#endif
|
||||
|
||||
// <<< end of configuration section >>>
|
||||
|
||||
|
||||
@@ -248,9 +248,14 @@
|
||||
// <i> This defines the clock source for generic clock generator 3
|
||||
// <id> gclk_gen_3_oscillator
|
||||
#ifndef CONF_GCLK_GEN_3_SOURCE
|
||||
#ifdef CRYSTALLESS
|
||||
#define CONF_GCLK_GEN_3_SOURCE GCLK_GENCTRL_SRC_OSCULP32K
|
||||
#else
|
||||
#define CONF_GCLK_GEN_3_SOURCE GCLK_GENCTRL_SRC_XOSC32K
|
||||
#endif
|
||||
|
||||
#endif
|
||||
|
||||
// <q> Run in Standby
|
||||
// <i> Indicates whether Run in Standby is enabled or not
|
||||
// <id> gclk_arch_gen_3_runstdby
|
||||
|
||||
@@ -17,8 +17,12 @@
|
||||
// <i> This defines the clock source for RTC
|
||||
// <id> rtc_source_oscillator
|
||||
#ifndef CONF_RTCCTRL_SRC
|
||||
#ifdef CRYSTALLESS
|
||||
#define CONF_RTCCTRL_SRC GCLK_GENCTRL_SRC_OSCULP32K
|
||||
#else
|
||||
#define CONF_RTCCTRL_SRC GCLK_GENCTRL_SRC_XOSC32K
|
||||
#endif
|
||||
#endif
|
||||
|
||||
// <q> Use 1 kHz output
|
||||
// <id> rtc_1khz_selection
|
||||
|
||||
Reference in New Issue
Block a user